Hardware Child Block Incorrectly Connected to Parent System

Phase: Testing

System-level verification may be used to ensure that components are correctly connected and that design security requirements are not violated due to interactions between various IP blocks.