Improper Finite State Machines (FSMs) in Hardware Logic

Phase: Architecture and Design; Implementation

Define all possible states and handle all unused states through default statements. Ensure that system defaults to a secure state.

Effectiveness: High